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ECE 394-001: Digital Systems Lab (0-3-1) 
 
 
Instructor: John Carpinelli, 315 ECEC, (973) 596-3536 
email: carpinelli@njit.edu, home page: http://web.njit.edu/~carpinel/ 
 
Office hours: Wednesdays and Fridays 10:00-11:25, or by appointment 
Meeting times: Mondays 1:00-3:55, FMH 211 
 
Text:  Laboratory Manual and Supplementary Notes: ECE 394 – Digital Systems 
Lab, by Edwin Hou and Arthur Glaser (available via the ECE Department 
Laboratory web page at http://centers.njit.edu/ecelab and the course Moodle 
page). 
 
All components needed to perform the experiments in this course are included 
in the ECE labs kit that students have obtained for use in previous lab courses.  
Spare parts are available for purchase from the IEEE store. 
 
Description: Experiments emphasize digital design from basic electronic circuits to 
complex logic. Topics include switching speed, basic sequential circuits, the 





1) The student will be able to design and construct combinatorial circuits 
using discrete logic gates. 
2) The student will be able to design and construct sequential circuits using 
flip-flops. 
3) The student will be able to design and construct more complex digital 
circuits using more complex digital components, including shift registers, 
counters, memory, and ALUs. 
4) The student will be able to use CAD tools to program PLDs to implement 
combinatorial and sequential digital designs. 
5) The students will be able to communicate their designs via written 
laboratory reports documenting the results of the lab experiments. 
6) The student will be able to work in teams enhancing skills in leadership 




(b) an ability to design and conduct experiments, as well as to analyze and 
interpret data (CLO 1, 2, 3) 
 (c) an ability to design a system, component, or process to meet desired needs 
within realistic constraints such as economic, environmental, social, political, 
ethical, health and safety, manufacturability, and sustainability (CLO 1, 2, 3) 
 (g) an ability to communicate effectively (CLO 5, 6) 
 (k) an ability to use the techniques, skills, and modern engineering tools 









1-2 1 Logic Gates and Logic Families 
3 2 Combinatorial Circuits 
4-5 3 Sequential Circuits 
6 4 Shift Registers 
7 5 Gate Function Detector 
8 6 Counters 
9 7 Memory and ALU 
10-13 8 Project: 4-bit RPN Calculator 
14 8 Project Presentations 
 
Grading Policy: Experiments 1-7 10% each 
  Prelab:           30% (individual) (70% total) 
  Demo:           20%  
  Lab Report:   50% (group)  
 Final Project (Experiment 8) 30% 
  Prelab:           20% (individual)  
  Demo:           20%  
  Presentation: 20%  




 Prelabs are due by the beginning of class in the first week in which an experiment is 
being performed.  No prelab is required for Experiment #1. 
 Individual effort will be considered in grading of all items.  Team work is vital to 
success. 
 
Honor Code: The NJIT Honor Code will be upheld, and any violations will be referred to the  
  Dean of Students. 
 
